



Accurate Power Surveillance and Software Monitoring

Features

- Standby mode, maximum current $35 \mu\text{A}$
- Reset output guaranteed for V_{DD} voltage down to 1.2 V
- Comparator for voltage monitoring, voltage reference 1.17 V
- $\pm 2.2\%$ voltage reference accuracy at $+25^\circ\text{C}$
 $\pm 4.2\%$ voltage reference accuracy for -40 to $+85^\circ\text{C}$
- Programmable reset voltage monitoring
- Programmable power-on reset (POR) delay
- Watchdog with programmable time window guarantees a minimum time and a maximum time between software clearing of the watchdog
- Time base accuracy $\pm 10\%$
- System enable ($\overline{\text{EN}}$) output offers added security
- TTL/CMOS compatible
- -40 to $+85^\circ\text{C}$ temperature range
- DIP8 and SO8 packages


Description

The V6130 offers a high level of integration by voltage monitoring and software monitoring in an 8 lead package. A comparator monitors the voltage applied at the V_{IN} input comparing it with an internal 1.17 V reference. The power-on reset function is initialized after V_{IN} reaches 1.17 V and takes the reset output inactive after T_{POR} depending of external resistance. The reset output goes active low when the V_{IN} voltage is less than 1.17 V . The $\overline{\text{RES}}$ and $\overline{\text{EN}}$ outputs are guaranteed to be in a correct state for a supply voltage as low as 1.2 V . The watchdog function monitors software cycle time and execution. If the software clears the watchdog too quickly (incorrect cycle time) or too slowly (incorrect execution) it will cause the system to be reset. The system enable output prevents critical control functions being activated until software has successfully cleared the watchdog three times. Such a security could be used to prevent motor controls being energized on repeated resets of a faulty system.


Applications

- Industrial electronics
- Cellular telephones
- Security systems
- Battery powered products
- Automotive electronics

Typical Operating Configuration



Pin Assignment





Absolute Maximum Ratings

Parameter	Symbol	Conditions
Maximum voltage at V_{DD}	V_{DDmax}	$V_{SS} + 8\text{ V}$
Minimum voltage at V_{DD}	V_{DDmin}	$V_{SS} - 0.3\text{ V}$
Max. voltage at any signal pin	V_{MAX}	$V_{DD} + 0.3\text{ V}$
Min. voltage at any signal pin	V_{MIN}	$V_{SS} - 0.3\text{ V}$
Storage temperature	T_{STO}	-65 to +150 °C
Electrostatic discharge max. to MIL-STD-883C method 3015	V_{Smax}	1000V
Max. soldering conditions	T_{Smax}	250 °C x 10 s

Table 1

Stresses above these listed maximum ratings may cause permanent damage to the device. Exposure beyond specified operating conditions may affect device reliability or cause malfunction.

Handling Procedures

This device has built-in protection against high static voltages or electric fields; however, anti-static precautions must be taken as for any other CMOS component. Unless

otherwise specified, proper operation can only occur when all terminal voltages are kept within the supply voltage range. At any time, all inputs must be tied to a defined logic voltage level.

Operating Conditions

Parameter	Symbol	Min.	Max.	Units
Operating temperature ¹⁾	T_J	-40	+85	°C
Supply voltage ²⁾	V_{DD}	1.2	7	V
\overline{RES} & \overline{EN} guaranteed ³⁾	V_{DD}	1.2		V
Comparator input voltage	V_{IN}	0	V_{DD}	V
RC-oscillator programming	R	10	1000	kΩ

Table 2

¹⁾ The maximum operating temperature is confirmed by sampling at initial device qualification. In production, all devices are tested at +85 °C.

²⁾ A 100 nF decoupling capacitor is required on the supply voltage V_{DD} for stability.

³⁾ \overline{RES} must be pulled up externally to V_{DD} event if it is unused. (Note: \overline{RES} and \overline{EN} are used as inputs by EM test.)

Electrical Characteristics

$3.0 \leq V_{DD} \leq 5.5\text{ V}$, $C = 100\text{ nF}$, $T_J = -40\text{ to }+85\text{ °C}$, unless otherwise specified

Parameter	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
Supply current in standby mode	I_{SS}	$R_{EXT} = \text{don't care}$, $TCL = V_{DD}$, $V_{IN} = 0\text{ V}$		22	35	μA
Supply current	I_{SS}	$R_{EXT} = 100\text{ k}\Omega$, I/Ps at V_{DD} , O/Ps $1\text{ M}\Omega$ to V_{DD}		55	100	μA
\overline{RES} and \overline{EN}						
Output Low Voltage	V_{OL}	$V_{DD} = 4.5\text{ V}$, $I_{OL} = 20\text{ mA}$		0.4		V
	V_{OL}	$V_{DD} = 4.5\text{ V}$, $I_{OL} = 8\text{ mA}$		0.2	0.4	V
	V_{OL}	$V_{DD} = 2.0\text{ V}$, $I_{OL} = 4\text{ mA}$		0.2	0.4	V
	V_{OL}	$V_{DD} = 1.2\text{ V}$, $I_{OL} = 0.5\text{ mA}$		0.06	0.2	V
\overline{EN}						
Output High Voltage	V_{OH}	$V_{DD} = 4.5\text{ V}$, $I_{OH} = -1\text{ mA}$	3.5	4.1		V
	V_{OH}	$V_{DD} = 2.0\text{ V}$, $I_{OH} = -100\text{ }\mu\text{A}$	1.8	1.9		V
	V_{OH}	$V_{DD} = 1.2\text{ V}$, $I_{OH} = -30\text{ }\mu\text{A}$	1.0	1.1		V
\overline{TCL} and V_{IN}						
\overline{TCL} input low level	V_{IL}		V_{SS}		0.8	V
\overline{TCL} input high level	V_{IH}		2.0		V_{DD}	V
Leakage current \overline{TCL} input	I_{LI}	$V_{SS} \leq V_{TCL} \leq V_{DD}$		0.05	1	μA
V_{IN} input resistance	R_{VIN}			100		MΩ
Comparator reference ¹⁾	V_{REF}	$T_J = +25\text{ °C}$	1.148	1.170	1.200	V
	V_{REF}	$T_J = -20\text{ to }+70\text{ °C}$	1.123		1.218	V
	V_{REF}		1.123		1.222	V
Comparator hysteresis ¹⁾	V_{HY}			2		mV

Table 3

¹⁾ The comparator reference is the power-down reset threshold. The power-on reset threshold equals the comparator reference voltage plus the comparator hysteresis (see Fig.5).



I_{SS} Standby versus Temperature at $V_{DD} = 5.5\text{ V}$




Fig. 3

Timing Characteristics

$V_{DD} = 5.0\text{ V} \pm 3\%$, $C = 100\text{ nF}$, $T_A = -40\text{ to }+85^\circ\text{C}$, unless otherwise specified

Parameter	Symbol	Test Conditions	Min.	Typ.	Max.	Units
Propagation delays: TCL to Output Pins	T_{DIDO}			250	500	ns
V_{IN} sensitivity	T_{SEN}		1	5	20	μs
Logic Transition Times on all Output Pins	T_{TR}	Load $10\text{ k}\Omega$, 50 pF		30	100	ns
Power-on Reset delay	T_{POR}	$R_{EXT} = 118\text{ k}\Omega, \pm 1\%$	90	100	110	ms
Watchdog Time	T_{WD}	$R_{EXT} = 118\text{ k}\Omega, \pm 1\%$	90	100	110	ms
Open Window Percentage	OWP			$\pm 0.2 T_{WD}$		
Closed Window Time	T_{CW}			$0.8 T_{WD}$		
	T_{CW}	$R_{EXT} = 118\text{ k}\Omega, \pm 1\%$	72	80	88	ms
Open Window Time	T_{OW}			$0.4 T_{WD}$		
	T_{OW}	$R_{EXT} = 118\text{ k}\Omega, \pm 1\%$	36	40	44	ms
Watchdog Reset Pulse	T_{WDR}			$T_{WD} / 40$		ms
	T_{WDR}	$R_{EXT} = 118\text{ k}\Omega, \pm 1\%$		2.5		ms
T_{CL} Input Pulse Width	T_{TCL}		150			ns

Table 4

Timing Waveforms

Watchdog Timeout Period




Fig. 4



Voltage Monitoring




Fig. 5

Timer Reaction




Fig. 6

Combined Voltage and Timer Reaction





Fig. 7



Block Diagram



Pin Description

Pin	Name	Function
1	$\overline{\text{EN}}$	Push-pull active low enable output
2	$\overline{\text{RES}}$	Open drain active low reset output. RES must be pulled up to V_{DD} even if unused
3	$\overline{\text{TCL}}$	Watchdog timer clear input signal
4	V_{SS}	GND terminal
5	NC	No connection
6	V_{DD}	Voltage supply
7	R	R_{EXT} input for RC oscillator tuning
8	V_{IN}	Voltage comparator input

Table 5

Functional Description

V_{IN} Monitoring

The power-on reset and the power-down reset are generated as a response to the external voltage level applied on the V_{IN} input. The V_{DD} voltage at which reset is asserted or released is determined by the external voltage divider between V_{DD} and V_{SS} , as shown on Fig. 9. A part of V_{DD} is compared to the internal voltage reference. To determine the values of the divider, the leakage current at V_{IN} must be taken into account, as well as the current consumption of the divider itself. Low resistor values will need more current, but high resistor values will make the reset threshold less accurate at high temperature, due to a possible leakage current at the V_{IN} input. The sum of the two resistors should stay below 300 k Ω . The formula is:

$$V_{\text{RESET}} = V_{\text{REF}} * (1 + R_1/R_2).$$

Example: choosing $R_1 = 100$ k Ω and $R_2 = 36$ k Ω will result in a V_{DD} reset threshold of 4.42 V (typ.).

At power-up the reset output (RES) is held low (see Fig. 5). When V_{IN} becomes greater than V_{REF} , the RES output is held low for an additional power-on reset (POR) delay which is equal to the watchdog time T_{WD} (typically 100 ms with an external resistor of 118 k Ω connected at R pin). The POR delay prevents repeated toggling of RES even if V_{IN} and the INPUT voltage drops out and recovers. The POR delay allows the microprocessor's crystal oscillator

time to start and stabilize and ensures correct recognition of the reset signal to the microprocessor.

The $\overline{\text{RES}}$ output goes active low generating the power-down reset whenever V_{IN} falls below V_{REF} . The sensitivity or reaction time of the internal comparator to the voltage level on V_{IN} is typically 5 μs .

Timer Programming

The on-chip oscillator needs an external resistor R_{EXT} connected between the R pin and V_{SS} (see Fig. 9). It allows the user to adjust the power-on reset (POR) delay, watchdog time T_{WD} and with it also the closed and open time windows as well as the watchdog reset pulse width ($T_{\text{WD}}/40$).

With $R_{\text{EXT}} = 118$ k Ω , the typical delays are:

- Power-on reset delay: T_{POR} is 100 ms
- Watchdog time: T_{WD} is 100 ms
- Closed window: T_{CW} is 80 ms
- Open window: T_{OW} is 40 ms
- Watchdog reset: T_{WDR} is 2.5 ms

Note: The current consumption increases as the frequency increases.

Watchdog Timeout Period Description

The watchdog timeout period is divided into two parts, a "closed" window and an "open" window (see Fig.4) and is defined by two parameters, T_{WD} and the Open Window Percentage (OWP).

The closed window starts just after the watchdog timer resets and is defined by $T_{\text{CW}} = T_{\text{WD}} - \text{OWP}(T_{\text{WD}})$.


The open window starts after the closed time window finishes and lasts till $T_{\text{WD}} + \text{OWP}(T_{\text{WD}})$. The open window time is defined by $T_{\text{OW}} = 2 \times \text{OWP}(T_{\text{WD}})$.

For example if $T_{\text{WD}} = 100$ ms (actual value) and $\text{OWP} = \pm 20\%$ this means the closed window lasts during first the 80 ms ($T_{\text{CW}} = 80$ ms = 100 ms - 0.2 (100 ms)) and the open window the next 40 ms ($T_{\text{OW}} = 2 \times 0.2$ (100 ms) = 40 ms). The watchdog can be serviced between 80 ms and 120 ms after the timer reset. However as the time base is $\pm 10\%$ accurate, software must use the following calculation for servicing signal $\overline{\text{TCL}}$ during the open window:



Related to curves (Fig. 10 to Fig. 20), especially Fig. 19 and Fig. 20, the relation between T_{WD} and R_{EXT} could easily be defined. Let us take an example describing the variations due to production and temperature:

1. Choice, $T_{WD} = 26$ ms.
2. Related to Fig. 20, the coefficient (T_{WD} to R_{EXT}) is 1.125 where R_{EXT} is in $k\Omega$ and T_{WD} in ms.
3. R_{EXT} (typ.) = $26 \times 1.125 = 29.3$ $k\Omega$.
4. 26 ms at $+25^\circ\text{C}$



The ratio between $T_{WD} = 26$ ms and the (\overline{TCL} period) = 25.4 ms is 0.975.

Then the relation over the production and the full temperature range is, \overline{TCL} period = $0.975 \times T_{WD}$

$$\text{or } \overline{TCL} \text{ period} = \frac{0.975 \times R_{EXT}}{1.125}, \text{ as typical value.}$$

- a) While PRODUCTION value unknown for the customer when $R_{EXT} \neq 118$ $k\Omega$.
 - b) While operating TEMPERATURE range $-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$.
5. If you fixed a \overline{TCL} period = 26 ms

$$\Rightarrow R_{EXT} = \frac{26 \times 1.125}{0.975} = 30 \text{ k}\Omega.$$

If during your production the T_{WD} time can be measured at $T_A = +25^\circ\text{C}$ and the μC can adjust the \overline{TCL} period, then the \overline{TCL} period range will be much larger for the full operating temperature.

Timer Clearing and \overline{RES} Action

The watchdog circuit monitors the activity of the processor. If the user's software does not send a pulse to the \overline{TCL} input within the programmed open window timeout period, a short watchdog \overline{RES} pulse is generated which is equal to $T_{WD}/40 = 2.5$ ms typically (see Fig. 6).

With the open window constraint, new security is added to conventional watchdogs by monitoring both software cycle time and execution. Should software clear the watchdog too quickly (incorrect cycle time) or too slowly (incorrect execution), it will cause the system to be reset. If the software is stuck in a loop which includes the routine to clear the watchdog, a conventional watchdog will not reset the system even though the software is malfunction-

ing; the V6130 will generate a system reset because the watchdog is cleared too quickly.

If no \overline{TCL} signal is applied before the closed and open windows expire, \overline{RES} will start to generate square waves of period $(T_{CW} + T_{OW} + T_{WDR})$. The watchdog will remain in this state until the next \overline{TCL} falling edge appears during an open window, or until a fresh power-up sequence. The system enable output, \overline{EN} , can be used to prevent critical control functions being activated in the event of the system going into this failure mode (see section "Enable - \overline{EN} Output"). The \overline{RES} output must be pulled up to V_{DD} even if the output is not used by the system (see Fig. 9)

Combined Voltage and Timer Action


The combination of voltage and timer actions is illustrated by the sequence of events shown in Fig. 7. On power-up, when the voltage at V_{IN} reaches V_{REF} , the power-on-reset, POR, delay is initialized and holds \overline{RES} active for the time of the POR delay. A \overline{TCL} pulse will have no effect until this power-on-reset delay is completed. When the risk exists that \overline{TCL} temporarily floats, e.g. during T_{POR} , a pull-up to V_{DD} is required on that pin. After the POR delay has elapsed, \overline{RES} goes inactive and the watchdog timer starts acting. If no \overline{TCL} pulse occurs, \overline{RES} goes active low for a short time T_{WDR} after each closed and open window period. A \overline{TCL} pulse coming during the open window clears the watchdog timer. When the \overline{TCL} pulse occurs too early (during the closed window), \overline{RES} goes active and a new timeout sequence starts. A voltage drop below the V_{REF} level for longer than typically $5 \mu\text{s}$, overrides the timer and immediately forces \overline{RES} active and \overline{EN} inactive. Any further \overline{TCL} pulse has no effect until the next power-up sequence has completed.

Enable - \overline{EN} Output

The system enable output, \overline{EN} , is inactive always when \overline{RES} is active and remains inactive after a \overline{RES} pulse until the watchdog is serviced correctly 3 consecutive times (ie. the \overline{TCL} pulse must come in the open window). After three consecutive services of the watchdog with \overline{TCL} during the open window, the \overline{EN} goes active low. A malfunctioning system would be repeatedly reset by the watchdog. In a conventional system critical motor controls could be energized each time reset goes inactive (time allowed for the system to restart) and in this way the electrical motors driven by the system could function out of control. The V6130 prevents the above failure mode by using the \overline{EN} output to disable the motor controls until software has successfully cleared the watchdog three times (ie. the system has correctly restarted after a reset condition).




Typical Application







T_{WD} versus Temperature at 5 V




T_{WD} versus R at 5 V



T_{WD} versus V_{DD} at $T_A = +25^\circ\text{C}$



T_{WD} versus R at $T_A = +25^\circ\text{C}$





T_{WD} versus R at $T_A = +25\text{ }^{\circ}\text{C}$






Fig. 14




T_{WD} versus V_{DD} at $T_A = +85^\circ\text{C}$




T_{WD} versus R at $T_A = +85^\circ\text{C}$



T_{WD} versus V_{DD} at $T_A = -40^\circ\text{C}$



T_{WD} versus R at $T_A = -40^\circ\text{C}$





T_{WD} Coefficient versus R_{EXT} at $T_A = +25^\circ\text{C}$




Fig. 19

R_{EXT} Coefficient versus T_{WD} at $T_A = +25^\circ\text{C}$







Fig. 20



Package and Ordering Information

Dimensions of 8-pin SOIC Package






Dimensions in mm

	Min.	Nom.	Max
A	1.35	1.63	1.75
A1	0.10	0.15	0.25
B	0.33	0.41	0.51
C	0.19	0.20	0.25
D	4.80	4.93	5.00
E	3.80	3.94	4.00
e		1.27	
H	5.80	5.99	6.20
L	0.40	0.64	1.27

Fig. 21

Dimensions of 8-pin plastic DIP Package



Dimensions in mm

	Min.	Nom.	Max
A			5.33
A1	0.38		
A2	2.92	3.30	4.95
b	0.35	0.45	0.56
b2	1.14	1.52	1.78
B3	0.76	0.99	1.14
C	0.20	0.25	0.35
D	9.01	9.27	10.16
E	7.62	7.87	8.25
E1	6.09	6.35	7.11
e		2.54	
eA		7.62	
eB			10.92
L	2.92	3.30	3.81

Fig. 22



V6130

Ordering Information

When ordering please specify complete Part Number.

Part Number	Package	Delivery Form	Package Marking (first line)
V6130DL8A	8-pin plastic DIP	Stick	V6130
V6130SO8A	8-pin SOIC	Stick	6130
V6130SO8B	8-pin SOIC	Tape & Reel	6130

EM Microelectronic-Marin SA cannot assume responsibility for use of any circuitry described other than circuitry entirely embodied in an EM Microelectronic-Marin SA product. EM Microelectronic-Marin SA reserves the right to change the circuitry and specifications without notice at any time. You are strongly urged to ensure that the information given has not been superseded by a more up-to-date version.

© 2002 EM Microelectronic-Marin SA, 03/02, Rev. F/342