



## Read-only UHF RFID IC

### Description

The chip is used in passive UHF read-only transponder applications. It is powered up by an RF beam transmitted by the reader, which is received and rectified to generate a supply voltage for the chip. A pre-programmed code is transmitted to the reader by varying the amount of energy that is reflected back to the reader. It implements a robust and fast anti-collision protocol. The chip is frequency independent and can be used for RF coupled applications where reading ranges in excess of 10 m and reading rates of 120 tags per second at 256 kbit/s can be attained.

The chip is backscattering data using load modulation. Therefore the reader should be able to detect ASK and PSK modulated carrier.

### Typical Applications

The chip is ideal for applications where long range, high-speed item identification is required:

- Supply chain management
- Tracking and tracing
- Access control
- Asset control
- Licensing
- Auto-tolling
- Animal tagging
- Sports event timing

### Features

- Factory programmed 64 bit ID number
- High data rate: Up to 256 kbit/s
- Frequency independent: Typically used at 869 MHz, 902 - 960 MHz (versions 001 to 099), 2.45 GHz (versions 101 to 199)
- On-chip oscillator
- On-chip rectifier
- Low voltage operation - down to 1.0 V at ambient temperature
- Low power consumption
- Low cost
- -40° to +85° C operating temperature range

### Benefits

- Anti-collision suited to flux monitoring
- Very low consumption
- High backscatter amplitude
- Designed for ease of antenna attachment

### Typical Operating Configuration




Fig. 1

UHF transponders can be implemented using an EM4122 chip and an open dipole antenna.

## Absolute Maximum Ratings

Parameter	Symbol	Conditions
Maximum RMS current supplied into M	$I_M$ (note1)	10 mA
Storage temperature	$T_{STORE}$	-55 to +125°C
Electrostatic discharge maximum to MIL-STD-883C method 3015 <b>Version 001 to 099</b>	$V_{ESD}$	2 KV
Electrostatic discharge maximum to MIL-STD-883C method 3015 <b>Version 101 to 199</b>	$V_{ESD}$	1 KV

Stresses above these listed maximum ratings may cause permanent damage to the device. Exposure beyond specified operating conditions may affect device reliability or cause malfunction.

## Handling Procedures

This device has built-in protection against high static voltages or electric fields; however, due to the unique properties of this device, anti-static precautions should be taken as for any other CMOS component. Unless otherwise specified, proper operation can only occur when all the terminal voltages are kept within the supply voltage range.

## Operating Conditions

Parameter	Symbol	Min	Typ	Max	Units
Operating temperature	$T_A$	-40		+85	°C
RMS current supplied into M				10	mA

## Electrical Characteristics

$V_M - V_A = 2.0 V$ ,  $T_A = 25^\circ C$ , unless otherwise specified.

Parameter	Symbol	Test conditions	Min	Typ	Max	Units
Oscillator frequency	$F_{OSC}$	-40°C to +85°C	400	512	600	kHz
Wake-up voltage	$V_{WU}$	$V_M - V_A$ rising	1.0	1.4	1.8	V
Static current consumption	$I_{STAT}$	$V_M = 1 V$		1	5	μA
Input series impedance	$Z_{in}$	869 MHz ; -12 dBm		14-j438		Ω
Input series impedance	$Z_{in}$	915 MHz ; -12 dBm		13.5-j413		Ω
Input series impedance	$Z_{in}$	2.45 GHz ; -12 dBm		8-j260		Ω

## Block Diagram




Fig. 2

## Functional Description

### Shunt regulator

The shunt regulator has two functions. It limits the voltage across the logic and protects the Schottky rectifier diodes.

### Oscillator

The on-chip RC oscillator has a center frequency of 512 kHz. It supplies a clock to the logic and defines the data rate.

### Wake-up voltage

The reset signal keeps the logic in reset when the supply voltage is lower than the threshold voltage. This prevents incorrect operation and spurious transmissions when the supply voltage is too low for the oscillator and logic to work properly. It also ensures that transistor Q2 is off and transistor Q1 is on during power-up to ensure that the chip starts up.

### Modulation transistor

The N channel transistor Q2 is used to modulate the transponder antenna. When it is turned on it loads the antenna, thereby changing the load seen by the reader antenna, and effectively changing the RCS of the tag and the amount of energy that is reflected to the reader. Q2 is active for Data Out = "1".

### Antenna adaptation

The antenna attached to the pads A and M should have an impedance at the operating frequency equal to the conjugate math of the chip's impedance. This adaptation is required for best energy transfer and maximum of reflection coefficient.

### Charge preservation transistor

The P channel transistor Q1 is turned off whenever the modulation transistor Q2 is turned on to prevent Q2 from discharging the power storage capacitor (CS). This is done in a break-before-make manner, i.e. Q1 is first turned off before Q2 is turned on, and Q2 is turned off before Q1 is turned on.

## Down link data encoding




Fig. 3

## LOGIC block

After the power-on reset has disappeared, the chip boots by reading a seed value into the random number generator. The least significant 16 bits of the ID (the CRC) is used as a seed.

The chip then enters its normal operating mode, which consists of clocking a 16 bit timer counter with the bit rate clock until it compares with the number in the random number generator. At this point a code is transmitted. The random number generator is clocked to generate a new pseudo random number, and the 16 bit counter is reset to start a new delay.

The width of the comparison between the 16 bit random number and the 16 bit delay count determines the maximum possible delay between transmissions (reading rate). Any one of four maximum delay settings can be pre-programmed.

## Data encoding method

The transmitted code consists of an 11 bit preamble followed by the 64 code bits. The preamble consists of 8 start bits (ZEROES), followed by a SYNCH. The SYNCH consists of a LOW for two bit periods followed by a ONE. A ONE is represented by a HIGH in the first quarter of the bit period, while a ZERO is represented by a HIGH in the third quarter of the bit period.

## Timing characteristics

- Data clock: 2 x data rate

- Data out modulation duration ( $T_{Mod}$ ) =  $\frac{1}{4 \times \text{Data rate}}$

## ROM programming

The EM4122 contains two laser fuse ROM blocks that are pre-programmed by the foundry. The ROM blocks are split in two parts: the Code ID ROM and the Control ROM.

## CODE ID ROM

This ROM contains the 64 bit ID code. The foundry will automatically program an 8 bit IC manufacturer code according to ISO/IEC 7816-6/AM1, a unique 38 bit UID and a 16 bit CRC (Refer to figures 4 and 5). The two most significant bits are reserved for future extensions. The most significant bit of the ID code is programmed into bit 0 of the ROM, which is transmitted first.

## CONTROL ROM

The operational modes of the EM4122 are pre-programmed into the CONTROL ROM. Five standard versions are available as described in the chapter **Control ROM Bit definition**.

## ID Code Structure




Fig. 4

## CRC Block Diagram




Fig. 5

## Application Overview

The EM4122 chip implements a fast and reliable anti-collision protocol. The chip is typically used in passive transponder applications, i.e. it does not require a battery power source. Instead, it is powered up by an RF beam transmitted by the reader, which is received and rectified to generate a supply voltage for the chip. A pre-programmed code is transmitted to the reader by varying the amount of energy that is reflected back to the reader. This is done by modulating an antenna, thereby effectively varying the radar cross section (RCS) seen by the reader.

A UHF tag can be implemented using an EM4122 chip and an antenna (typically printed). High reading distances (> 10 m) and high data rates (up to 256 kbit/s) can be achieved.

The basis of the anti-collision protocol is that tags transmit their own codes at random times to a reader. By just listening and recording unique codes when they are received, the reader can eventually detect every tag. The reader typically detects collisions by checking a CRC. Its main advantage is that the reader design is simple, and the spectrum requirement is low – a very narrow band is required.

Figure 6 shows a sequence of three transponders. The reader starts to read transponder 3 but during its data transmission, transponder 1 starts to transmit. In this case, due to the CRC check, the collision is detected and the transmission discarded. Next both transponders 2 and 3 are detected successfully and eventually transponder 1 as well. A transponder is registered only if it transmits a complete ID without any errors.

## Example Transmission Sequence




Fig. 6

## Protocol Saturation

As the number of tags in a reader beam is increased, the number of collisions between transmissions increases and it takes longer to read all the tags. This process is not linear. To read twice as many tags could take more than twice as long. This effect is called *protocol saturation*. The EM4122 implements a patented technique for reducing the effects of saturation.

## Max timing delay for ID transmit

All communication packets consist of 64 bit ID bits plus 11 header bits = 75 bits.

Calculation for the EM4122V2, i.e. data rate is 64 kbps, maximum random delay is 16 kbits.

Max random delay is 16 kbits / 64 kbps = 256 ms.

The random delay is 8 times faster on the first transmissions.

So the Max initial random delay is 32 ms.

The first transmission will occur between 16 bit clocks and the max random delay:

**power-up +256µs and power-up +32 ms.**

The *mean value* is **16 ms** for the first transmission.

*Max. time to read full ID:*

Max. initial Rnd delay + 75 bits @ 64 kbps

Min. delay (µs)		Max. Rnd delay (ms)		Message (ms)
		Initial	after 6 transmissions	
256	V1	8	64	1.2
256	V2	32	256	1.2
64	V3	2	16	0.3
64	V4	8	64	0.3
64	V5	32	256	0.3

Figure 7 shows average reading times for the standard versions. Maximum reading time ( $3\sigma$ ) for a given number of tags can be up to double the average reading time. With both V4 and V5 a minimum of 60 tags can be read in one second.




Fig. 7

Figure 8 shows average reading rate for the standard versions. V4 and V5 achieve maximum reading rates of nearly 200 tags per second.




Fig. 8

Figure 9 shows maximum speeds that can be achieved with a reader that conforms to European power levels (approximately 2 meter reading range and beam width). These speeds can be more than doubled for applications in the USA.




Fig. 9

V4 tags are suitable for most SCM applications. V5 tags should be used where more than 100 tags will be read simultaneously. V3 tags should be used for high-speed applications.

### Version selection

The version number is a 3 digit description. The first digit is the frequency selection; The 2 following digits are the operational mode selection.

Vxyz

x : frequency selection  
yz : operational mode

### Operational mode definition

The operational modes are pre-programmed into the 5 bit CONTROL ROM. This operational mode is defined as the version number of the chip, as described in the table hereunder.

Version	Tx Data rate	Max interval
Vx01	64kbps	4k
Vx02	64kbps	16k
Vx03	256kbps	4k
Vx04	256kbps	16k
Vx05	256kbps	64k

### Operating frequency selection

The operating frequency selection is done when ordering the chip.

In the version number, the first digit stands for the operating frequency for which the chip is optimized:

Version	Operating frequency
V0yz	800 MHz – 1 GHz
V1yz	2.45 GHz

V0yz is often called the UHF range, or 900 MHz range

## Chip and packaging information

### Pad location diagram




Fig. 10

### Bump location diagram




Fig. 11



## Ordering Information

Please specify the complete part number when ordering (without spaces between letters).

### DIE FORM:

EM4122 V001 WS 11

#### Version:

V002 = data rate:64k, interval:16k, 900MHz  
 V102 = data rate:64k, interval:16k, 2.45GHz  
 V003 = data rate:256k, interval:4k, 900MHz  
 V004 = data rate:256k, interval:16k, 900MHz  
 V005 = data rate:256k, interval:64k, 900MHz  
 V105 = data rate:256k, interval:64k, 2.45GHz

#### Bumping:

" " (blank) = no bumps  
 E = with Gold Bumps

#### Thickness:

7 = 7 mils (178um)  
 11 = 11 mils (280um)

#### Die form:

WW = Wafer  
 WS = Sawn Wafer/Frame

## Standard Versions:

The versions below are considered standards and should be readily available. For the other delivery form, please contact EM Microelectronic-Marín S.A. Please make sure to give the complete part number when ordering.

Part Number	Version Number	Package/Die Form	Delivery form/Bumping
EM4122V002WW11	V002	Unsawn wafer	No bumps
EM4122V002WS7E	V002	Sawn wafer	Gold bumps
EM4122V102WS7E	V002	Sawn wafer	Gold bumps
EM4122V004WW11	V004	Unsawn wafer	No bumps
EM4122V004WS7E	V004	Sawn wafer	Gold bumps
EM4122V005WS11E	V005	Sawn wafer	Gold bumps
EM4122V105WS11E	V005	Sawn wafer	Gold bumps

Note: SOT23-3 packaging available upon specific request

EM Microelectronic-Marín SA (EM) makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in EM's General Terms of Sale located on the Company's web site. EM assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of EM are granted in connection with the sale of EM products, expressly or by implications. EM's products are not authorized for use as components in life support devices or systems.